Using optimal phasor measurement unit placement as a prototypical problem, we assess the computational viability of the current generation D-Wave Systems 2000Q quantum annealer for power systems design problems. We reformulate minimum dominating set for the annealer hardware, solve the reformulation for a standard set of IEEE test systems, and benchmark solution quality and time to solution against the CPLEX Optimizer and simulated annealing. For some problem instances the 2000Q outpaces CPLEX. For instances where the 2000Q underperforms with respect to CPLEX and simulated annealing, we suggest hardware improvements for the next generation of quantum annealers.
I. INTRODUCTION
As progress continues to be made towards universal errorcorrected quantum computers, many opportunities exist to test the problem solving capabilities of current and near-term quantum hardware [1] . Along with problems in chemistry, artificial intelligence, and sampling, combinatorial optimization problems are excellent candidates to see quantum-enhanced speedups to solution [2] .
Meanwhile, a new paradigm is emerging regarding how to construct next-generation energy grids that are secure, resilient, cost-effective, and which can incorporate large quantities of distributed renewable energy. Such systems will likely involve intensive online computation, optimal control over multiple timescales, and extensive state monitoring in order to dynamically adapt to varying generation and demand [3] . Given the complexity of this task, offline optimization and rational design of grid properties that allow more efficient online computation and observation is crucial to the performance of future power networks. In its simplest depiction, a power grid may be modeled as an undirected graph where buses in the system are assigned to graph nodes and branches are assigned to graph edges. At this level of abstraction, the first step towards designing a power system consists of solving a combinatorial optimization problem defined over the graph. Many power grid-relevant combinatorial optimization problems are NP-complete [4] [5] [6] . It is therefore important to identify and assess the performance of novel approximate and heuristic solution methods for combinatorial optimization problems particular to power systems design in instances where exact solution is infeasible.
Adiabatic quantum annealing (AQA) constitutes one of the main efforts to outperform classical solution methods on hard combinatorial optimization problems [7] . Definite runtime speedups have been demonstrated for AQA against both simulated annealing (SA)-in the form of a scaling advantageand quantum Monte Carlo (QMC)-as a fixed prefactorusing the D-Wave 2X and 2000Q machines on proof-ofprinciple problems designed to have tall and narrow energy barriers [8] [9] . Additionally, the largest D-Wave annealer has 2,048 qubits [1] . Given the large scale of available quantum annealers and their positive prospects for runtime speedup on solving combinatorial optimization problems, we therefore assess the feasibility of speeding up the optimization of power systems using AQA. As a prototypical example, we consider the optimal phasor measurement unit placement (OPMUP) problem. Formulated as a graph theoretic problem, we treat the simplest variant of OPMUP, minimum dominating set (MDS), rather than a more realistic formulation such as power dominating set for clarity in reformulation and discussion. We reformulate the corresponding integer linear program (ILP) into a quantum Hamiltonian operator suitable for solution on a D-Wave quantum annealer. We analyze the scaling of the physical resources required to contend with the MDS formulation on standard Institute of Electrical and Electronics Engineers (IEEE) test power systems ranging in size from 9 to 300 buses. For those problem instances that are minorembeddable on a (16, 4)-Chimera hardware graph, we assess the ability of the D-Wave 2000Q quantum processing unit (QPU) to accurately find ground state solutions to OPMUP using standard annealing schedules.
The OPMUP problem is applicable to next-generation power system design due to the fact that increased incorporation of renewables into the grid and demand-side management require accurate spatiotemporal state estimation of the grid on sub-second timescales [3] . Synchrophasors, or phasor measurement units (PMUs), are able to measure voltage and current amplitude and phase angles at a rate of 30-60 Hz in a GPS synchronized manner and are therefore able to reconstruct the entire state of the grid if a measurement can be obtained for every bus in the power system [10] . However, placement of a PMU at every bus is not necessary since PMUs are also able to deduce synchrophasor quantities at adjacent, and in some instances further, buses [11] . Along with cost considerations, this fact implies that there is a minimum number of PMUs that need to be placed on a given grid topology for full observability, which is substantially fewer than the number of buses in the power system [12] . The MDS formulation of OPMUP, while being the simplest variant, is nonetheless NP-complete, and there exists a large body of optimization literature devoted to finding its solution [13] . And while also residing on the "highly idealized" end of the spectrum of design problems future power systems will likely need to surmount, considering the solution of such problems by AQA should point both towards other areas in power system design where quantum optimization could be helpful, and ways in which the attendant quantum hardware could be improved to better address such problems.
II. QUANTUM OPTIMIZATION
For a discrete set of possible solutions expressed as binary variable strings {x = (x 1 . . . x N )}, a classical cost function C(x) to be extremized, and a set of constraints {g(x) = 0}, a necessary condition for the combinatorial optimization problem to be adapted to quantum hardware is that the cost function and all constraints in the problem be represented by a quantum Hamiltonian operator,Ĥ [14] . A common procedure for con-structingĤ begins by re-expressing the set of constraints as a (usually quadratic) penalty function P , which is then added to C in order to write the whole problem as an extremization problem:
are related to classical spin variables s i used in SA by the transformation s i = 1 − 2x i . A suitable Hamiltonian operator is then obtained by elevating the classical spin variables to single qubit operators, which measure qubit states in the computational basis: H(s) →Ĥ(Ẑ). Generally, a Hamiltonian obtained this way may be expanded in powers of single qubit operators [8] 
In principle, AQA is able heuristically to solve Eq. (1) to arbitrary order K. However, a particularly relevant class of problem Hamiltonians occurs when K = 2. Such Hamiltonians fall into the class of problems termed "quantum Ising models" and have the form
H IS is the quantum analog of the well-known classical Ising model and the equivalent quadratic unconstrained binary optimization (QUBO) problem, and the reason for its prominence is that two-body qubit interactions have been the most straightforward to engineer in hardware with higher-order interactions requiring additional overhead [15] . Both the classical Ising model and QUBO fall under the umbrella of binary quadratic models (BQM). Therefore, finding the quantum mechanical ground state toĤ IS is equivalent to solving any combinatorial optimization problem expressed as a BQM. It will be shown in Sec. III that OPMUP can be formulated as such a BQM and so is amenable to solution on existing quantum hardware. The current generation D-Wave quantum annealer obtains heuristic solutions to Eq. (2) by evolving the time-dependent HamiltonianĤ
adiabatically, through the parameters A(t) and B(t), such that at time t = 0, A(0) >> B(0) and at time t = τ , A(τ ) << B(τ ), where τ is the terminal time point in the annealing schedule [8] . Adiabaticity dictates that if evolution according to a time-dependent Hamiltonian is performed slowly enough, then the system upon which the Hamiltonian operates will at every point in time remain in the instantaneous ground state of the Hamiltonian if it was prepared in the ground state of H(0) at t = 0 [7] . The single qubit ground state of each −X i operator is |+ = (|0 + |1 )/ √ 2. Therefore, at t = 0 the annealer assumes the full superposition state
In other words, the initial state of the annealer is an even representation of all solutions to the optimization problem in parallel. As the annealing schedule is carried out, the probability amplitudes that multiply each solution are modulated in order to reflect the superposition, which is the instantaneous ground state so that by the end of the schedule, the resulting state is
where some particular |a * | 2 (or some degenerate set {|a * | 2 }) is (are) now much larger than the rest. In the ideal limit of infinitely long anneal times, |a * | 2 (or |a * | 2 ) → 1 [16] . Since the probability amplitude that multiplies the optimal solution(s) at the end of the annealing schedule is (are) so much larger than the rest, when the state |ψ(τ ) is measured, the string that corresponds to the ground state ofĤ IS is obtained with high probability.
III. REFORMULATION OF MINIMUM DOMINATING SET FOR OPTIMAL PHASOR MEASUREMENT UNIT PLACEMENT
The minimum dominating set (MDS) representation of OPMUP can be stated as follows. Let an electric power grid be represented by a graph G = (V, E) where the node set V represents the buses in the system and the edge set E represents the branches. Oftentimes, an edge represents a transmission line, but this is not always the case. We would like to select the minimal initial number of nodes in V (or place the minimal number of PMUs) such that after following the observability rules for the graph, the full graph is observed. Denote the initial selection of nodes as a bit string x = (x 1 . . . x n ) ∈ {0, 1} N where 0 denotes an unobserved initial node (no PMU) and 1 denotes an observed initial node (with PMU). N = |V | is the order of the graph. The simplest set of observability rules we can take are as follows: i) a node is observed if it has had a PMU placed on it and ii) a node is observed if it shares an edge with a PMU. These rules can be summarized using the matrix A =Ã + 1, whereÃ is the adjacency matrix of the graph G and 1 is the N × N identity matrix. Then, if we define column vectors corresponding to the bit strings, x = (x 1 , . . . , x n ) T , and denote b = (1, . . . , 1) T , the appropriate constrained optimization problem is
subject to
Ax ≥ b.
In Fig. 1 , a PMU has been placed on node 1, indicated in red. As a result, itself along with nodes 2, 3, 6, and 7 are observed (pink). Nodes 4, 5, and 8, in blue, remain unobserved. The minimum number of placed PMUs needed to observe the whole graph is called the domination number, γ(G).
Eq. (6) indicates that the appropriate cost function to minimize is C(x) = i x i . Eq. (7) however is not presently in a form that can be enforced as a minimization problem. In order for this to be the case we re-write Eq. (7) as a quadratic penalty function with N non-negative integer-valued surplus variables
We note briefly here that while derived independently, our reformulation of minimum dominating set is similar to the treatment by Dinnean and Hua [17] . In order to see that P appropriately accounts for Eq. (7), consider the i th term in P . If N j=1 A ij x j < b i , the minimal value for the term is achieved when y i = 0 and a penalty will still be incurred because the square of the term will still be positive. If however, N j=1 A ij x j ≥ b i , y i can be chosen in order to make the term zero, thus incurring no penalty. Each y i then needs to be represented as an expansion of binary variables so that it too can be represented on the annealer. To understand the resources required for this, consider that the largest number y i will ever need to be is
where is the ceiling function, be the number of bits needed to represent the upper bound to y i in a binary expansion. Then, the number of ancilla bits needed for the whole problem is N i=1 µ m i , the binary expansion of y i is
and the penalty function becomes
The full classical Hamiltonian to be minimized is then
Since H(x) only contains terms constant, linear, and quadratic in the binary variables {x i } and {y iµ }, it may be suitably programmed into the D-Wave as a BQM.
IV. MINOR EMBEDDING OF IEEE TEST POWER SYSTEMS
While reformulation of an optimization problem as a BQM is a necessary condition in order to be able to use AQA for its solution, it is not sufficient. One must also be able to embed the optimization problem into the hardware graph of the quantum processor, where nodes of the hardware graph represent physical qubits and edges represent physical qubitqubit couplings. The 2000Q D-Wave quantum processing unit (QPU) is constructed from a 2,048 qubit (16,4)-chimera hardware graph topology consisting of a 16 × 16 array of 8qubit chimera unit cells, each of which organized as a K 4,4 complete bipartite graph [18] . Meanwhile, a standard set of IEEE test power systems consists of the 9, 14, 24, 30, 39, 57, 118, and 300 bus test systems shown in the first column in Table I . Column two shows the number of buses (nodes) in each test system while column three shows the corresponding number of branches (edges) in the test system. The number of ancilla bits required to represent Eq. 
System
Buses Branches  Ancillas  Interactions  Qubits  IEEE 9  9  9  9  57  49  IEEE 14  14  20  21  150  146  IEEE 24  24  34  39  278  287  IEEE 30  30  41  42  325  349  IEEE 39  39  46  49  337  338  IEEE 57  57  78  85  607  704  IEEE 118  118  179  188  1,585  1,564  IEEE 300  300  409  417 3,478 - [19] . For this formulation of MDS and for the particular connectivity of the Chimera working graph, the number of physical qubits required to embed a given test system scales roughly linearly with the number of interactions induced by the penalty function. From this vantage point, it is clear why the IEEE 300 bus test system cannot be embedded in the D-Wave hardware graph, since its 3,478 interactions exceed the D-Wave's 2,048 qubits. This fact is confirmed by considering the instance of minor embedding a complete graph (K n ) in the (16, 4)-Chimera graph. It can be shown that the largest complete graph that can be embedded on the (16, 4)-Chimera graph is (Kñ) whereñ = 1 + 4 min(16, 16) = 65 [18] . A complete graph (K n ) has n(n − 1)/2 edges, or interactions. Forñ = 65,ñ(ñ − 1)/2 = 2, 080. Therefore, any interaction graph with a number of edges > 2, 080 cannot be embedded on the (16, 4)-Chimera architecture, and the 300 bus test system is ruled out.
V. ASSESSMENT OF SOLUTION QUALITY
Generally speaking, an optimization heuristic holds value if it has the prospect to reliably and quickly find optimal or nearoptimal solutions to arbitrary, unstructured problem instances. With this perspective, the industry-standard CPLEX Optimizer can be regarded as an important benchmarking tool to make quantitative the terms "reliably" and "quickly". In order to further characterize the viability of current and near-term quantum optimization heuristics for power system design, we compare both the best solution found and time to best solution from the D-Wave 2000Q processor with CPLEX Optimizer results for the ILP in Eqs. (6) and (7) obtained in recent work by K. Sou [20] . We do not regard any of the numerically timed quantities as immutable fact since the results of numerical experiments generally depend not only upon the algorithms at play but also the particular hardware on which they are run and their implementation. It is nevertheless illustrative to compare the scaling of 2000Q performance against a relatively standard optimization package running on relatively standard hardware.
We report two times-to-best metrics for the quantum annealer. A full quantum computation to find an optimal solution takes time
where T P is the time required to program the problem onto the QPU and initialize the control sequence, τ (introduced in Sec. II) is the time taken for one annealing schedule to complete, T R is the time it takes to read a measurement at the end of one annealing schedule, and k is the number of times the anneal-read cycle is repeated in order to ideally obtain adequate statistics on the probabilities {|a i | 2 }. We call T A ≡ kτ the "annealing time" and T the "QPU access time". It is conventional to consider T A as the quantum equivalent to classical CPU time since T P has its classical equivalent in the time it takes to compile classical code and T R is fixed overhead for any quantum computation and therefore does not give any useful information about the scaling of the AQA algorithm proper [21] . However, we do report on T as well for completeness. Column one of Table II again shows the IEEE test system analyzed. Column two displays best-found domination numbers obtained by SA (γ SA ), which corroborate those found in Ref. [20] using CPLEX. Column three shows the best-found domination number obtained by the 2000Q processor (γ AQA ). Column four shows the time to best solution for the CPLEX Optimizer (T CP LX ) running on a Mac with a 2.5 GHz CPU and 8GB of RAM. Column five shows the annealing time to best solution (T A ) while column six shows the corresponding QPU access time (T ). For our AQA calculations we set the penalty strength α i = 2∀i, which corresponds to a reasonably hard enforcement of Eq. (7) in the penalty function-Eq. (10)-and the chain strength J chain = 1.5|J| M , which gauges how strongly different physical qubits representing a single logical qubit interact. |J| M is the maximum coupling strength encountered in the Ising formulation of each problem instance. Note that |J| M = 8 for all test systems except IEEE 9 for which |J| M = 2 and IEEE 118 and 300 for which |J| M = 32. J chain was chosen such that the fraction of logical of chains broken upon readout of best-found solutions was bounded from above by 0.001. T A was calculated in the following manner. Grids of τ and k values were created: τ ∈ [1µs, 1728µs] and k ∈ [1, 1728] , so that the maximum annealing time considered was less than 3sthe maximum annealing time allowed by the 2000Q. For each parameter, 20 grid points were chosen, evenly spaced on a base-12 logarithmic scale, and rounded to the nearest integer. At each point in the {τ } × {k} grid, the lowest energy solution to Eq. (11) found by the corresponding annealing schedule was obtained, x * (τ, k) and only solutions that satisfy Eq. (7) were kept. For a given IEEE test system then, γ AQA = min (τ,k) i x * i (τ, k) and T A = k * × τ * where (τ * , k * ) = arg min γ AQA .
As can be seen in columns one and two of Table II, the 2000Q processor is able to find the same domination number as obtained by SA and CPLEX in the four smallest problem instances of the seven for which a suitable minor embedding was found. In three of four of these instances (IEEE 9, 14, and 30), the T A is at least an order of magnitude less than T CP LX . Interestingly, these three test systems are all planar graphs. There are two non-planar problem graphs for which a minor embedding was found (IEEE 24, and 57). While γ SA was found by the 2000Q for IEEE 24, T A was roughly five times larger than T CP LX on that problem instance. For IEEE 57, the correct domination number is missed by three additional PMUs and T A ∼ 6 T CP LX . Finally, while the 2000Q misses γ SA by only one additional PMU for IEEE 39, the solution quality deteriorates rapidly for the larger problem instance of IEEE 118. The failure at this problem instance points to an important improvement to be made in future AQA hardware. IEEE 118 is the only embeddable problem instance in which |J| M = 32 and |h| M = 56. We conjecture that when autoscaled to fit within the machine-specific analog parameter ranges h ∈ [−2, 2] and J ∈ [−1, 1] (or J ∈ [−2, 1] for the VFYC solver), the resulting hardware-level energy gaps between different solutions become small compared to system temperature k B T sys . And while decreasing J chain to 1.0|J| M for IEEE 118 resulted in an improvement in time to solution: T A ∼ 0.29s and T ∼ 0.44s, the best found solution was similarly poor γ AQA = 49. Hence, extending parameter ranges and ensuring that energy gaps can be made large enough with respect to system temperature to avoid thermal-noise for large and highly-connected problem instances should be a main focus of next-generation hardware design.
VI. CONCLUSION
The results presented in Sec. V corroborate that AQA holds the potential to outpace well-developed classical optimization methods on combinatorial optimization problems. Overcoming the current limitations in hardware connectivity and thermal noise for large and highly-connected graphs should allow quantum optimization to begin to address increasingly challenging problems, and therefore become a useful tool in the design of future power systems.
